

### **Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

#### **Listing of Claims:**

1. (Currently Amended) A device structure comprising:

a first transistor including a first gate electrode with a vertical sidewall, a first gate dielectric disposed on the vertical sidewall of said first gate electrode, a plurality of first semiconducting carbon nanotubes each having a first end, a second end, and a channel region between said first and second ends and disposed adjacent to said first gate dielectric on said vertical sidewall of said first gate electrode, a first source/drain contact electrically coupled with said first end of each of the first semiconducting carbon nanotubes, and a second source/drain contact electrically coupled with said second end of each of the first semiconducting carbon nanotubes;

a second transistor including a second gate electrode with a top surface, a vertical sidewall intersecting the top surface, a second gate dielectric disposed on ~~and projecting above~~ top surface of the vertical sidewall of said second gate electrode and projecting above the top surface of said second gate electrode, a plurality of second semiconducting carbon nanotubes each having a first end, a second end, and a channel region between said first and second ends and disposed adjacent to said second gate dielectric on said vertical sidewall of said second gate electrode, a third source/drain contact electrically coupled with said first end of each of the second semiconducting carbon nanotubes, and a fourth source/drain contact electrically coupled with said second end of each of the second semiconducting carbon nanotubes; and

a fill layer composed of a dielectric material and disposed between said second gate dielectric on said vertical sidewall of said second gate electrode and said first gate dielectric on said vertical sidewall of said first gate electrode,

wherein each of the first semiconducting carbon nanotubes is positioned between said second gate dielectric on said vertical sidewall of said second gate electrode and said first gate dielectric on said vertical sidewall of said first gate electrode, and portions of the dielectric

material of said fill layer are disposed between adjacent pairs of the plurality of first semiconducting carbon nanotubes and between adjacent pairs of the plurality of second semiconducting carbon nanotubes.

2. (Cancelled)

3. (Previously Presented) The device structure of claim 1 wherein each of said at least one first semiconducting carbon nanotube is a single-wall semiconducting carbon nanotube.

4. (Cancelled)

5. (Previously Presented) The device structure of claim 1 wherein said first source/drain contact includes a catalyst pad characterized by a catalyst material having a composition effective for growing said at least one first semiconducting carbon nanotube.

6. (Previously Presented) The device structure of claim 5 wherein said first end of said at least one first semiconducting carbon nanotube has a composition including an electrical-conductivity enhancing substance diffused from said catalyst pad into said first end during growth.

7. (Previously Presented) The device structure of claim 1 wherein said first transistor further comprises:

an insulating layer disposed between said first source/drain contact and said first gate electrode for electrically isolating said first contact from said first gate electrode.

8. (Previously Presented) The device structure of claim 1 wherein said first transistor further comprises:

an insulating layer disposed between said second source/drain contact and said first gate electrode for electrically isolating said second source/drain contact from said first gate electrode.

9. (Previously Presented) The device structure of claim 1 wherein said first transistor further comprises:

a gate contact; and

at least one electrically-conducting carbon nanotube electrically coupling said first gate electrode with said gate contact.

10. (Previously Presented) The device structure of claim 1 wherein said second source/drain contact includes a vertically-extending metal post electrically coupled with said second end of said first plurality of semiconducting carbon nanotubes.

11. (Previously Presented) The device structure of claim 10 wherein said second source/drain contact includes a conductive layer extending horizontally beneath said first gate electrode for electrically coupling said catalyst pad with said metal post.

12. (Previously Presented) The device structure of claim 1 wherein said second source/drain contact includes at least one electrically-conducting carbon nanotube extending substantially vertically and electrically coupled with said second end of each of said at least one first semiconducting carbon nanotube.

13. (Previously Presented) The device structure of claim 12 wherein said second source/drain contact includes a conductive layer extending horizontally beneath said first gate electrode for electrically coupling said second end of each of said at least one first semiconducting carbon nanotube with said at least one electrically-conducting carbon nanotube.

14-18. (Cancelled)

19. (Previously Presented) The device structure of claim 1 further comprising:  
a substrate carrying said first and second transistors and characterized by a surface area viewed vertical to the substrate, and said dielectric-filled space ranges from about 20 percent to about 50 percent of said surface area.

20-33. (Cancelled)

34. (Previously Presented) The device structure of claim 5 wherein said catalyst pad further comprises nanocrystals of the catalyst material.

35. (Previously Presented) The device structure of claim 1 further comprising:  
a capacitor electrically coupled with said first source/drain contact.

36. (Previously Presented) The device structure of claim 13 wherein said first transistor further comprises:  
a catalyst pad electrically coupling said at least one electrically-conducting carbon nanotube with said conductive layer, said catalyst pad composed of a material capable of growing said electrically-conducting carbon nanotube.

37. (Previously Presented) The device structure of claim 36 wherein said catalyst pad further comprises nanocrystals of the catalyst material.

38. (Previously Presented) The device structure of claim 11 further comprising:  
an insulating layer positioned between said conductive layer and said first gate electrode, said insulating layer electrically isolating said first gate electrode from said conductive layer.

39. (Previously Presented) The device structure of claim 11 further comprising:  
a substrate carrying said first and second transistors, said conductive layer being arranged vertically between said first gate electrode and said substrate.

40. (Previously Presented) The device structure of claim 13 further comprising:  
an insulating layer positioned between said conductive layer and said first gate electrode,  
said insulating layer electrically isolating said first gate electrode from said conductive layer.
41. (Previously Presented) The device structure of claim 13 further comprising:  
a substrate carrying said first and second transistors, said conductive layer being arranged  
vertically between said first gate electrode and said substrate.
42. (Previously Presented) The device structure of claim 9 wherein said first transistor  
further comprises:  
a catalyst pad electrically coupling said electrically-conducting carbon nanotube with said  
first gate electrode, said catalyst pad participating in the synthesis of said electrically-conducting  
carbon nanotube.
- 43-54. (Cancelled)
55. (Previously Presented) The device structure of claim 1 wherein said first transistor and said  
second transistor are formed on a substrate, and further comprising:  
a conductive layer disposed between said first source/drain contact of said first transistor  
and the substrate.
56. (Previously Presented) The device structure of claim 55 wherein said conductive layer is  
disposed between said first source/drain contact of said second transistor and the substrate.
57. (Previously Presented) The device structure of claim 55 wherein further comprising:  
an insulating layer disposed between said first gate electrode and said conductive layer.
58. (Cancelled)